UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO. : 7,557,406 B2

APPLICATION NO. : 11/707406
DATED : July 7, 2009
INVENTOR(S) : Parthasarathy et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 4, Lines 40-46 reads:

"In one embodiment, for a 2mm \times 2mm die with 60 μ m high pillars, adequate stress relief is provided in a HVFET with an on-resistance of about 10ohm utilizing a layout comprising four racetrack transistor sections separated by dummy silicon pillars, each having a pitch (y-direction) of about 13 μ m and a length (x-direction) of about 450 μ m."

It should read:

"In one embodiment, for a 2mm \times 2mm die with 60 μ m high pillars, adequate stress relief is provided in a HVFET with an on-resistance of about 1 ohm utilizing a layout comprising four racetrack transistor sections separated by dummy silicon pillars, each having a pitch (x-direction) of about 13 μ m and a length (y-direction) of about 450 μ m."

Signed and Sealed this Thirty-first Day of July, 2012

David J. Kappos

Director of the United States Patent and Trademark Office